Design and Implementation of a Single Cycle CPU and a Pipelined CPU
Designed the processors’ hardware architectures and developed the individual processors’ sub modules via the use of Verilog HDL to support a MIPS instructions set. Both processors were implemented using a FPGA.
Leave your comments below (or comment directly here).
Thank you for your feedback.